| EPSRC Reference: |
GR/M66745/01 |
| Title: |
SYSTEM-ON-A-CHIP DESIGN OF AN RLS ADAPTIVE BEAMFORMER |
| Principal Investigator: |
McCanny, Professor Sir JV |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Sch of Electronics, Elec Eng & Comp Sci |
| Organisation: |
Queen's University of Belfast |
| Scheme: |
Standard Research (Pre-FEC) |
| Starts: |
01 March 2000 |
Ends: |
28 February 2003 |
Value (£): |
240,358
|
| EPSRC Research Topic Classifications: |
| System on Chip |
VLSI Design |
|
| EPSRC Industrial Sector Classifications: |
| Aerospace, Defence and Marine |
Communications |
| Electronics |
|
|
| Related Grants: |
|
| Panel History: |
|
|
Summary on Grant Application Form |
|
Recursive Least Squares (RLS) filtering is a key signal processing technique, which has very widespread potential usage if this can be implemented cost effectively in silicon. Important application areas include adaptive beamforming for radar and sonar. It also offers considerable potential in the field of mobile communications. Whilst much research has been done at the algorithm and system architectures level implementations to date take the form of inefficient and expensive racks of off-the-shelf components which do not allow typical real-time processing rates (50 GFLOPS) to be achieved. The overall objective of the research outlined in this proposal is the design of such an adaptive beamformer on a single chip. This requires major new research at the silicon circuit architecture level (a) to address highly complex problems of data scheduling and (b) at the arithmetic level to address the important inter-relationships between circuit architectures, efficient silicon implementation and numerical stability. A key aspect of the work will be to derive new generic architectural solutions which can be captured as parameterised and sythesisable silicon IP (intellectual property) cores. The research and the methods developed will be validated by undertaking a challenging demonstrator chip design.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
http://www.qub.ac.uk |