| EPSRC Reference: |
GR/M46396/01 |
| Title: |
ROPA: EFFICIENT VLSI ARCHITECTURES FOR INEXACT ASSOCIATIVE MEMORIES |
| Principal Investigator: |
Furber, Professor S B |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Computer Science |
| Organisation: |
Victoria University of Manchester, The |
| Scheme: |
ROPA |
| Starts: |
30 June 1999 |
Ends: |
29 December 2001 |
Value (£): |
102,064
|
| EPSRC Research Topic Classifications: |
|
| EPSRC Industrial Sector Classifications: |
|
| Related Grants: |
|
| Panel History: |
|
|
Summary on Grant Application Form |
|
Sequential processors are remarkably good at some tasks and remarkably poor at others. Many tasks in the second category can be described under the general heading of association-recognising similarities. Although alternative architectures such as neural networks have been proposed as efficient ways to implement inexact association, they have frequently not led to designs that match current VLSI technology well. The proposed research will investigate alternative ways to implement inexact association with the objective of making the best use of current technology.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
|