|
| Name: |
Professor AD Brown |
| Organisation: |
University of Southampton |
| Department: |
Sch of Electronics and Computer Sci |
| Current EPSRC-Supported Research
Topics: |
|
Artificial Intelligence
|
Electronic Devices & Subsys.
|
|
Fundamentals of Computing
|
Networks & Distributed Systems
|
|
| Current EPSRC Support |
| EP/X036006/1 | SONNETS: Scalability Oriented Novel Network of Event Triggered Systems | (C) |
|
| Previous EPSRC Support |
| EP/N031768/1 | Event-based parallel computing - partially ordered event-triggered systems (POETS) | (P) |
| EP/G015775/1 | Biologically-Inspired Massively Parallel Architectures - computing beyond a million processors | (P) |
| EP/E035965/1 | Electronics Design | (C) |
| EP/E015522/1 | Otoacoustic Emission Based Biometric Systems | (C) |
| EP/D079594/1 | A scalable chip multiprocessor for large-scale neural simulation | (P) |
| EP/D054028/1 | Network : Developing a Common Vision for UK research in Microelectronic Design. | (P) |
| GR/S95770/01 | PLATFORM: System-on-chip design methods and tools | (C) |
| GR/S84903/01 | Overseas travel application: Integrated behavioural synthesis & simulation | (P) |
| GR/S05557/01 | Low-Power Built-in-Self-Test (LOBIST) | (C) |
| GR/M35086/01 | SELF-POWERED MICROSYSTEMS | (C) |
| GR/L35829/01 | NOVEL ALGORITHMS FOR ANALOGUE FAULT SIMULATION | (C) |
| GR/K70748/01 | HIGH-LEVEL BEHAVIOURAL SYNTHESIS FOR LOW-POWER ASICS | (P) |
| GR/L28494/01 | HIGH LEVEL FLOATING POINT SYNTHESIS LIBARY | (P) |
| GR/K00752/01 | ASYNCHRONOUS DEAD AREA TEST FOR SYNTHESIZED ASICS | (P) |
| GR/J84120/01 | NOVEL TEST METHODOLOGIES FOR MIXED-SIGNAL SYSTEMS | (C) |
| GR/H51750/01 | HIGH LEVEL SYNTHESIS | (C) |
| GR/H51804/01 | MIXED-MODE CIRCUIT SIMULATION | (P) |
| GR/F36453/01 | RESEARCH INTO MULTI-PROCESSOR MIXED-MODE CIRCUIT SIMULATION | (C) |
|
|
Key: (P)=Principal Investigator, (C)=Co-Investigator, (R)=Researcher Co-Investigator
|
| |
|
|
|
|