|
| Name: |
Dr TJ Reynolds |
| Organisation: |
University of Essex |
| Department: |
Computer Sci and Electronic Engineering |
| Current EPSRC-Supported Research
Topics: |
|
| Current EPSRC Support |
| There is no current EPSRC Support |
| Previous EPSRC Support |
| GR/H43960/01 | PACE:PARALLEL ASSOCIATIVE COMBINATOR EVALUATION | (C) |
| GR/G30867/01 | SIMULATION AND PROTOTYPING SYSTEM FOR PARALLEL ARCHITECTURE RESEARCH | (C) |
| GR/F34701/01 | GRASP INFRASTRUCTURE PROJECT (4) OUTLINE PROP NO IED3/1/1534 | (P) |
|
|
Key: (P)=Principal Investigator, (C)=Co-Investigator, (R)=Researcher Co-Investigator
|
| |
|
|
|
|