EPSRC logo

Details of Grant 

EPSRC Reference: GR/S20260/01
Title: Engineering Doctorate Centre: System Level Integration
Principal Investigator: Beaumont, Professor S
Other Investigators:
Researcher Co-Investigators:
Project Partners:
Department: Electronics and Electrical Engineering
Organisation: University of Glasgow
Scheme: Engineering Doctorate
Starts: 01 October 2002 Ends: 31 March 2004 Value (£): 681,472
EPSRC Research Topic Classifications:
System on Chip
EPSRC Industrial Sector Classifications:
Electronics Communications
Related Grants:
Panel History:  
Summary on Grant Application Form
To establish a co-ordinated strategic and applied research programme of world class standing with strong industrial links in the area of System-on-Chip and related System level Integration technologies.
Key Findings
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Potential use in non-academic contexts
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Impacts
Description This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Summary
Date Materialised
Sectors submitted by the Researcher
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Project URL:  
Further Information:  
Organisation Website: http://www.gla.ac.uk