| EPSRC Reference: |
GR/R53340/01 |
| Title: |
VLSI Structures for Globally Asynchronous Locally Synchronous Systems |
| Principal Investigator: |
Furber, Professor S B |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Computer Science |
| Organisation: |
Victoria University of Manchester, The |
| Scheme: |
Standard Research (Pre-FEC) |
| Starts: |
01 October 2001 |
Ends: |
31 March 2003 |
Value (£): |
207,287
|
| EPSRC Research Topic Classifications: |
| Networks & Distributed Systems |
System on Chip |
| VLSI Design |
|
|
| EPSRC Industrial Sector Classifications: |
|
| Related Grants: |
|
| Panel History: |
|
|
Summary on Grant Application Form |
|
The characteristics of new deep sub-micron CMOS devices demand new design techniques since the underlying design assumptions are changing; achieving global synchrony across a chip comprising several hundred million transistors will be infeasible without significant performance compromise. However, clocked circuit design is a mature method with good tool support. Whilst clocked circuits are becoming impractical for large deep submicron CMOS designs, for smaller circuits assumptions about clock distribution are still valid. Given the investment in clocked tools and techniques, clocked design in the small will continue to be an attractive technique in industry.With globally asynchronous locally synchronous (GALS) systems, reliable high performance asynchronous communication techniques are used for long distance communication between smaller synchronous (clocked) subsystems. We believe that a predefined library of carefully designed asynchronous interface components could be used by clocked systems designers to act like the glue between synchronous subsystems. This amalgam allows the clean composition properties of asynchronous circuits to be combined with the simplicity of small scale synchronous design.The proposed research will investigate various approaches to GALS technology and develop favoured solutions through to silicon implementations.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
|