EPSRC logo

Details of Grant 

EPSRC Reference: GR/K57343/01
Title: CHECKING EQUIVALENCE BETWEEN SYNTHESISED LOGIC AND NON-SYNTHESISABLE BEHAVIOURAL PROTOTYPES
Principal Investigator: Greaves, Dr D
Other Investigators:
Gordon, Professor M
Researcher Co-Investigators:
Project Partners:
Department: Computer Science and Technology
Organisation: University of Cambridge
Scheme: Standard Research (Pre-FEC)
Starts: 01 October 1995 Ends: 31 December 1998 Value (£): 141,459
EPSRC Research Topic Classifications:
Software Engineering
EPSRC Industrial Sector Classifications:
Related Grants:
Panel History:  
Summary on Grant Application Form
The results of this project will be useful to practicing circuit designers by enabling them to make greater use of behavioural implementations during circuit simulation while having confidence that the synthesised alternatives have equivalent functionality.It is planned to develop an algorithm to compute 'verification conditions' that are sufficient to ensure the equivalence of pains of specifications expressed in the Verilog hardware description language.The algorithm will be evaluated by implementing a practical tool for establishing the equivalence of behavioural and synthesisable specifications in Verilog. It is planned to investigate lint-like methods to check that designs are sensible and also that they are consistent with embedded assertions (whose scope and nature will be determined during the early parts of the project).
Key Findings
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Potential use in non-academic contexts
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Impacts
Description This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Summary
Date Materialised
Sectors submitted by the Researcher
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
Project URL:  
Further Information:  
Organisation Website: http://www.cam.ac.uk