| EPSRC Reference: |
GR/M40455/01 |
| Title: |
OPTIMISING BALSA: A SYNTHESIS SYSTEM FOR ASYNCHRONOUS CIRCUITS |
| Principal Investigator: |
Edwards, Dr DA |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Computer Science |
| Organisation: |
Victoria University of Manchester, The |
| Scheme: |
Standard Research (Pre-FEC) |
| Starts: |
01 January 1999 |
Ends: |
31 October 1999 |
Value (£): |
12,385
|
| EPSRC Research Topic Classifications: |
|
| EPSRC Industrial Sector Classifications: |
|
| Related Grants: |
|
| Panel History: |
|
|
Summary on Grant Application Form |
|
Asynchronous Circuits promise significant advantages over more conventional clocked systems for low power, modularity and EMC. One major drawback to their wider acceptance is the lack of suitable design automation tools. Balsa is a VLSI programming language that, by means of a syntax-directed compilation approach, generates an asynchronous implementation from a high-level language description. The proposed work will investigate ways in which the area efficiency and performance of circuits generated by Balsa may be improved. The aim is to make Balsa suitable for use in the design of high performance microprocessor systems. Issues of testability, test vector generation and simulation will also be examined.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
|