EPSRC Reference: |
GR/L35973/01 |
Title: |
A HARDWARE COMPILATION WORKBENCH |
Principal Investigator: |
Page, Dr I |
Other Investigators: |
|
Researcher Co-Investigators: |
|
Project Partners: |
|
Department: |
Computer Science |
Organisation: |
University of Oxford |
Scheme: |
Standard Research (Pre-FEC) |
Starts: |
01 July 1997 |
Ends: |
30 June 2000 |
Value (£): |
71,712
|
EPSRC Research Topic Classifications: |
Parallel Computing |
System on Chip |
|
EPSRC Industrial Sector Classifications: |
|
Related Grants: |
|
Panel History: |
|
Summary on Grant Application Form |
To create a workbench to assist in the development of hardware transformation/compilation systems. This will support the rapid prototyping of such systems, as well as flexible experimentation with them. The needs of Handel system at Oxford will drive and focus the research. The project will draw on the distinctive expertise of the Automated Reasoning Group at the University of Cambridge in the areas of theorem prover design, semantic embedding and hardware verification and of the Hardware compilation group at Oxford University in the area of hardware compilation.
|
Key Findings |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
Potential use in non-academic contexts |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
Impacts |
Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
Summary |
|
Date Materialised |
|
|
Sectors submitted by the Researcher |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
Project URL: |
|
Further Information: |
|
Organisation Website: |
http://www.ox.ac.uk |