| EPSRC Reference: |
GR/K39790/01 |
| Title: |
CHANNEL CODING FOR COMBINED SPECTRAL AND ERROR CONTROL |
| Principal Investigator: |
O'Reilly, Professor Sir JJ |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Electronic and Electrical Engineering |
| Organisation: |
UCL |
| Scheme: |
Standard Research (Pre-FEC) |
| Starts: |
01 April 1994 |
Ends: |
30 November 1995 |
Value (£): |
52,124
|
| EPSRC Research Topic Classifications: |
| Digital Signal Processing |
|
|
| EPSRC Industrial Sector Classifications: |
|
| Related Grants: |
|
| Panel History: |
|
|
Summary on Grant Application Form |
|
This project is concerned into new channel coding schemes which allow one to design codes which simultaneously combine error detection and correction with the ability to constrain the signal spectum to satisfy other systems/channel requirements. The research, whilst generic in nature rather than directly targeted upon any one specific application, derives motivation from recognised needs such as data recording where these constraints are currently effected by cascading separated encoding schemes.Progress:It has been established that by combining into a single code the requirements of error control and other constraints - such as spectral requirements, run-length limitation or disparity control, codes with improved efficiency and/or improved overall error performance can be identified. Much emphasis has been placed upon the identification of coding schemes which result in relatively low complexity decoding or are compatible with known error detection and correction techniques. In particular, we have identified transformation techniques which enable new run-length-limited codes to be devised from known block codes in such a way that both the encoding and the decoding are rendered practicable based upon existing known methods. Efficient realisations of some of the codes based upon series-parallel and similar circuit arrangements have been investigated, providing a mechanism for trading speed against complexity of realisation in VLSI. The work is now at an advanced stage with a number of publications in place and this has stimulated valuable interactions which are leading to direct application investigations.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
|