| EPSRC Reference: |
GR/J84106/01 |
| Title: |
NOVEL TEST METHODOLOGIES FOR MIXED-SIGNAL SYSTEMS. |
| Principal Investigator: |
Bell, Dr IM |
| Other Investigators: |
|
| Researcher Co-Investigators: |
|
| Project Partners: |
|
| Department: |
Electronic Engineering |
| Organisation: |
University of Hull |
| Scheme: |
Standard Research (Pre-FEC) |
| Starts: |
04 July 1994 |
Ends: |
03 January 1998 |
Value (£): |
100,781
|
| EPSRC Research Topic Classifications: |
| Design & Testing Technology |
|
|
| EPSRC Industrial Sector Classifications: |
|
| Related Grants: |
|
| Panel History: |
|
|
Summary on Grant Application Form |
|
i) The specification of a set of generic analogue and mixed signal benchmark circuitsii) The evaluation of test methodologies for analogue and mixed signal circuitsiii) Determination of optimal test methods for a range of generic circuitsiv) The establishment of requirements to enable appropriate testability techniques to be used at ASIC board and system level.The project is a collaboration between the universities of Hull (I.M. Bell & G.E. Taylor (now at Leeds Metropolitan)) Southampton (M. Zwolinksi & B.R. Wilkins)and Huddersfield (D Taylor). It has been running for about 8 months at Hull and about 6 months at the other two institutions.A number of benchmark circuits have been designed or obtained. These include opamps, comparators, an analogue to digital converter, a simple phase-locked loop, and a voltage to frequency converter. A database containing details of the circuits and test results is being established. Collection and development of benchmarks will continue as the project progresses. Test techniques developed at the three institutions are being applied to the benchmark circuits. These techniques include dynamic supply current monitoring, transient response testing, and steady-state response testing. Analogue fault simulation (AFS) software has been developed at Hull for use in assessing the test methodologies. This employs user-defined fault models, described using a SPICE-based language, to create faulted netlists. Simulation of faulted netlists can be distributed over a network of UNIX workstations in order to reduce the time taken. Fault coverage is analysed from the output responses, using parameters such as allowable component tolerances, circuit noise, parametric deviations, measurement inaccuracy, and strobe points.
|
|
Key Findings |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Potential use in non-academic contexts |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
|
Impacts |
|
| Description |
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk |
| Summary |
|
| Date Materialised |
|
|
|
|
Sectors submitted by the Researcher |
|
This information can now be found on Gateway to Research (GtR) http://gtr.rcuk.ac.uk
|
| Project URL: |
|
| Further Information: |
|
| Organisation Website: |
http://www.hull.ac.uk |